

What is claimed is:

**BEST AVAILABLE**

1. A semiconductor device comprising:
  - 5 a first semiconductor region of a first conductivity type, defined by a first end surface, a second end surface opposing to the first end surface and a side boundary surface connecting the first and second end surfaces;
  - a second semiconductor region of the first conductivity type
  - 10 connected with said first semiconductor region at the second end surface;
  - a third semiconductor region of a second conductivity type connected with said first semiconductor region at the first end surface; and
  - 15 a fourth semiconductor region having inner surface in contact with the side boundary surface and an impurity concentration lower than said first semiconductor region, configured such that the fourth semiconductor region surrounds said first semiconductor region, the fourth semiconductor region is
  - 20 disposed between the second and third semiconductor regions.
2. The semiconductor device of Claim 1, wherein said fourth semiconductor region has the first conductivity type.
- 25 3. The semiconductor device of Claim 1, wherein outer surface of said fourth semiconductor region serves as a chip outer-surface of the semiconductor device and the chip outer-surface is substantially orthogonal with the second end surface of said first semiconductor region.
- 30 4. The semiconductor device of Claim 1, wherein said fourth semiconductor region is made of a wafer cut from bulk crystal.

5. The semiconductor device of Claim 1, further comprising a first main electrode layer is formed on a bottom surface of said second semiconductor region.

5 6. The semiconductor device of Claim 5, wherein said first main electrode layer is contacted with said second semiconductor region, through a first concavity formed at the bottom surface of said second semiconductor region.

10 7. The semiconductor device of Claim 1, further comprising a first main electrode layer, a part of the first main electrode layer is buried in a via hole penetrating through said second semiconductor region, configured such that the buried part of the first main electrode layer contacts with said first semiconductor region.

15 8. The semiconductor device of Claim 1, further comprising a second main electrode layer is formed on a top surface of said third semiconductor region.

20 9. The semiconductor device of Claim 8, wherein said second main electrode layer is contacted with said third semiconductor region, through a second concavity formed at the top surface of said third semiconductor region.

25 10. A method of manufacturing a semiconductor device comprising:

preparing a semiconductor substrate defined by a first main surface a second main surface opposing to the first main surface;

30 forming a first semiconductor region by selectively doping first conductivity type impurity elements through a diffusion window disposed on the second main surface to a predetermined diffusion depth;

35 forming a second semiconductor region by doping the first conductivity type impurity elements through entire first main surface; and

forming a third semiconductor region by doping second conductivity type impurity elements through entire second main surface so as to form a pn junction with said first semiconductor region.

5

11. The manufacturing method of Claim 10, further comprising:  
dividing the semiconductor substrate by cutting with planes substantially perpendicular to the first main surface so as to obtain a plurality of semiconductor chips, each formed into a rectangular parallelepiped shape.

10

2025-03-04 10:00:00